

09/050946

ABSTRACT OF THE DISCLOSURE

a  
a  
a  
09050946-033198

A plurality of sub word lines each <sup>have</sup>~~having~~ a length equivalent to the division of a main word line along the extension direction thereof, arranged along a bit line crossing said main word line, and <sup>are</sup>~~are provided~~ connected with a plurality of memory cells ~~are provided~~. A first sub word select line arranged in parallel to the main word line is extended to a plurality of sub arrays arranged in the extension direction of the word line. A second sub word select line <sup>is</sup> connected to the corresponding one of said first sub word select line to be extended orthogonally to a word line driving circuit area of an adjacent sub array. In the sub word line driving circuit provided for each sub array, a sub word line is selected and deselected by signals supplied from said main word line and said second sub word select line.